

# Design of a High Frequency Stable Oscillator with Tunable Frequency using Field Programmable CMOS Current Conveyor

G. Kapur

Jaypee Institute of Information & Technology, Sector 62, Noida (UP), India

## Article Info

Article history:

Received 02 January 2016

Received in revised form

20 May 2016

Accepted 28 May 2016

Available online 15 December 2016

**Keywords:** Analog Circuits, Current controlled current conveyor, Floating gate, Oscillator, Specifications, Threshold voltage.

## Abstract

Design of a programmable frequency oscillator design using field programmable, analog, CMOS current conveyor has been presented; further, a design methodology to introduce on-chip /field programmability into the second generation current controlled current conveyor circuit (CCCII) is explained. To make the CCCII CMOS design programmable, a floating-gate transistor synapse is introduced to replace the MOSFETs in the design. The charge at the floating-gate can be programmed after fabrication, based on Hot-e-injection and Fowler-Nordheim tunneling techniques. This programming charge at floating-gate results in threshold voltage variation in such floating-gate (FG) MOSFETs, which in turn can modifies circuit specifications after fabrication. The high frequency small signal analysis of the design has been discussed and specifications of the design are derived in terms of threshold voltages of the respective FG-MOSFETs. To achieve CCCII circuit's AC and DC characteristics and to obtain programmable oscillations, the programmable CCCII and oscillator circuit using programmable CCCII, are simulated using BSIM3 level49 MOSFET models in T-Spice 0.35 $\mu$ m CMOS process. The simulated results show 13bit programming precision in current gain, 3dB bandwidth, input impedance, output impedance and dc offsets with respect to threshold voltage of respective FG-MOSFETs. Moreover on employing CCCII design with programmable current gain (about 0.91258- 1.2138) in an oscillator design with minimum passive components, variable amplitude oscillations can be generated.

## 1. Introduction

Over the last two decades, second generation current controlled current conveyor (CCCII) due to their higher bandwidth, greater linearity, larger dynamic range, simpler circuitry, lower power consumption and less chip area than the classical op-amps, are gaining popularity in analog IC design [1]-[4]. CMOS CCCII design consists of four symmetric current mirrors and a mixed translinear loop with one low impedance input (controlled by bias current), one high impedance input, one high impedance output, a suitable element for both voltage-mode and current-mode circuits [5,6]. The design has an advantage that its intrinsic resistor can be controlled by biasing current which allows the implementation of numerous electronically adjustable functions. It can be elegantly applied to a variety of analog circuit design problems like Lossless Inductance, Floating Admittance, Super capacitor, Dual I/P integrator and differentiator, band pass filters, Voltage controlled oscillator, Sinusoidal oscillator, Balanced Integrator, CCCII with Negative resistance, Universal Filter, High frequency Oscillator. Of late, various high frequency sinusoidal oscillators using CCCII have been designed [6, 7, 8 and 9]. However we would like to introduce field programmability in high frequency oscillator [6] using our proposed field programmable CMOS CCCII design. Hence the paper first illustrate the programmable CCCII, its basic circuit, derived equations of its characteristics with respect to

threshold voltage of respective transistors using high frequency small signal equivalent model and simulation results demonstrating a design methodology. Derived design methodology for CCCII design illustrate that for programming a specification what all floating-gate transistors need to be programmed and what fashion. It shows that the CCCII specifications can adapt with high precision to any desired value by field user. Then, later in the paper, oscillator using our proposed CCCII is described and its simulation results show programmable output oscillations with programming gain of CCCII.

## 2. Field Programmable Analog CMOS CCCII

The basic design of CMOS second generation current controlled current conveyor, CCCII, is being simulated using BSIM3 level49 MOSFET models in T-Spice 0.35 $\mu$ m CMOS process with basic circuit configuration verifying its basic functionality while all the transistors in the design are replaced by FGMOS. Where Floating-gate MOS transistors are conventional MOS transistors wherein memory is stored in the form of charge trapped on floating-gate, affecting its threshold voltage. Two antagonistic quantum mechanical transfer processes, viz. injection and tunneling, alter the trapped charge on a floating gate. As these processes can occur during normal operation (indirect programming [10]), it leads additional attributes to the FGMOS transistors such as non volatile analog memory storage on floating-gate, locally computed bidirectional memory updates and memory modification during normal transistor operation. Secondly the design's specifications or characteristics are being derived with the

**Corresponding Author,**


**E-mail address:** kapur.garima@gmail.com

**All rights reserved:** <http://www.ijari.org>

help of its high frequency small signal equivalent model in terms of respective FGMOS threshold voltages. Next with the help of iterative simulation results and sensitivity analysis of each characteristic with respect to threshold voltages, a design methodology is being designed, which shows which FGMOS need to be programmed after fabrication for which design characteristics.

**2.1 Analyze CMOS CCCII circuit design**

Second generation current controlled current conveyor (CCCII) is a three terminal device with a terminal for biasing current. With low magnitude input bias current  $i_b(t)$ , the mixed translinear loop forces the drain current of its each transistor equal to  $I_b$ . This consequently gives  $V_x(t)=V_y(t)$ . And hence, this equivalent voltage follower presents at port X a small signal intrinsic resistor  $R_x$  that is inversely proportional to the square root of the bias current  $I_b$  [2]. The two complementary current mirrors allows to duplicate on port Z the input current at X, then  $i_z(t)=i_x(t)$ . First, the design with basic sizing and biasing condition are analysed to achieve design functionality. The simulation plots of its characteristic such as current gain is presented in figure 2.



**Fig.1** Proposed CMOS CCCII Design employing programmable FGMOSs

**2.2 Derive Characteristics using its Equivalent High Frequency Small signal**

The CCCII design is operated at high frequency. So to evaluate and derive design characteristics, high frequency small signal equivalent model is developed. The circuit consists of four current mirrors and a mixed translinear loop (as demonstrated in Figure 1). In translinear loop as gate-to-source voltage of transistor M6 and M8 are equal, drain currents of M6 and M8 can be considered equal. Hence on applying KCL at node 1, 2, X and Y,

intrinsic resistance  $R_x$ , voltage gain  $(V_x/V_y)$ , and current gain  $i_z(t)/i_x(t)$  are derived, respectively. Resistance  $R_x$ , using Thevenin theorem at port X, is given by:

$$R_x = \frac{1}{g_{m7} + g_{m9}} \tag{1}$$

Transconductances in equation 1 can be expressed in terms of square root of their respective saturation drain currents:

$$g_m = \frac{k_n' W/L}{2} \left( \sqrt{\frac{I_d}{k_n'/2W/L}} \right) \tag{2}$$

However, the currents  $i_{d7}$  and  $i_{d9}$  can be expressed in terms of bias current of the design,  $I_b$ . Hence, on substituting values of  $g_{m7}$  and  $g_{m9}$  in equation (1) in terms of their respective currents  $i_{d7}$  and  $i_{d9}$ , which in turn can be written in terms of bias current  $I_b$ , expression of intrinsic impedance  $R_x$  proves that it is indirectly proportional to the square root of the bias current  $I_b$ . The voltage gain  $(V_x/V_y)$  across port X and Y in the design is expressed as:

$$A_v = \frac{(s(C_{gs6} + C_{gs7}) + g_{m6} + g_{m7})(sC_{gd2} - g_{m2})(sC_{gd5} + g_{m5}) V_b}{(g_{m7} + sC_{gs7})(sC_{gd2} + g_{ds2})(sC_{gd5} + g_{ds5}) V_y} \frac{V_b}{V_y} \frac{g_{m6} + sC_{gs6}}{(sC_{gs7} + g_{m7})} \tag{3}$$

where,  $V_b$  is the voltage across the bias current  $I_b$  of the circuit. Moreover, current gain  $A_i = i_z(t)/i_x(t)$ , assuming  $i_{d6} = i_{d7} = i_{d8}$  and  $i_{d9} = i_{d7} + i_x$ , is expressed as:

$$A_i = \frac{(sC_{gd5} + g_{m5})(sC_{gd2} - g_{m2}) I_b}{(s(C_{gd5} + C_{gs5} + C_{gs4}) - g_{m4})(s(C_{gs1} + C_{gs2} + C_{gd2}) + g_{m1}) i_x} \left[ \frac{sC_{gd11} + g_{m11}}{(s(C_{gd11} + C_{gs10} + C_{gs11}) - g_{m10})} - \frac{sC_{gd18} - g_{m18}}{(s(C_{gs12} + C_{gs18} + C_{gd18}) + g_{m12})} \right] \frac{sC_{gd18} - g_{m18}}{(s(C_{gd18} + C_{gs18} + C_{gs12}) + g_{m12})} \tag{4}$$

The current gain, voltage gain and the values of poles in current gain and voltage gain and -3db bandwidth are mentioned in Table I.

Output impedance at port Z from small signal equivalent circuit of the CCCII design is being derived as:

$$R_{out} = \frac{1}{(g_{ds2} + g_{ds3} + g_{ds5} + g_{ds7} + g_{ds9} + g_{ds11} + g_{ds13}) + (C_{gd2} + C_{gd3} + C_{gd5} C_{gd7} + C_{gd9} + C_{gd11} + C_{gd13})} \tag{5}$$

Moreover, DC offsets, output offset voltage at X and output offset current at Z can be expressed by neglecting all parasitic capacitances in the expression (3) and (4), with no input voltage  $V_y$  or input current  $i_x(t)$ , respectively. Hence the output offset voltage at X is given by:

$$V_{offset} \cong -g_{m2} g_{m5} (g_{m6} + g_{m7}) V_b \tag{6}$$

And output offset current at Z is given by:

$$I_{offset} \approx \frac{g_{m5}g_{m2}}{g_{m1}g_{m4}} \left[ \frac{g_{m13}}{g_{m12}} - \frac{g_{m11}}{g_{m10}} \right] I_b \quad (7)$$

Therefore characteristics of the design have been derived in terms of small signal parameters of the transistor operated at high frequencies (conductance's and parasitic capacitances). However these parameters can be replaced in terms of threshold voltage as gm, the transconductance is expressed by equation (2). Hence all derived characteristics are expressed in terms of threshold voltages of respective FG MOSs. Now sensitivity of each specification with respect to respective FG MOS's threshold voltage is being derived and iterative simulation results can lead us to a design methodology for on-chip programming of these characteristics. Figure 3 and 4 demonstrate the variation of current gain and voltage gain with programmable FG MOS respectively. Similarly all characteristics show variation with programming respective FG MOSs (about 13bit of programming resolution as claimed in [11]).




Fig.2 Frequency response of Current gain of CMOS CCCII design with basic circuit configuration

### 2.3 Proposed Design Topology for designing CCCII

The programming of all characteristics with each corresponding FG MOS is verified with simulations and most sensitive pairs of characteristic and FG MOS is characterized. The most sensitive pairs are:

Voltage Gain: Vt8

Current Gain: Vt11

Intrinsic Impedance: Vt6 or Vt7

Output Impedance: Vt13

However with variation in Vt's of these FG MOS of the sensitive pairs, rest of the specification also get affected. Thus while maintaining the most sensitive pair, the change in rest of the characteristics needs to be compensated. Like current gain is most sensitive to Vt11 while compensating rest of the characteristics (Rout) using other FG MOS Vt programming, i.e., with Vt13. Programming range of Ai obtain is about from 0.91258 to 1.2138 with 13bit of precision in programming. Hence an analog i.e. continuous, on-chip programming of gain can be attained.

Table 1 Main Characteristics of CCCII design at bias current, Ib =800μA and biasing voltages= ±2v

AC characteristics	
Current Gain α <sub>o</sub>	1.079
-3dB bandwidth for α <sub>s</sub>	4.7GHz
Voltage Gain β <sub>o</sub>	0.559
-3dB bandwidth for β <sub>s</sub>	5.24GHz
Intrinsic resistance R <sub>x</sub>	26.12kΩ
Output resistance	843.29kΩ
DC characteristics	
Output offset voltage at X	35mV
Output offset current at Z	350pA
Total dissipation	1.509mW




Fig 3: Variation of Current gain with change in threshold or programming of M10&M11 floating-gate transistor







Fig.4 Variation of Voltage gain with change in threshold or programming of M5 and M6 floating-gate transistors



**Fig. 5** Simplified circuit schematics of the CCCII based Oscillator. In our proposed design we employ programmable CCCII aforementioned to generate programmable oscillations.



**Fig.6** Output Wave of Oscillator using CCCII. The operating frequency is about 13.16 MHz with  $I_b=800\mu A$ ,  $V_{dd}/V_{ss}=\pm 1.5V$ ,  $C_1$  &  $C_2=1pF$  &  $20fF$ ,  $R_1=1k$ .



**Fig.7** Output with Programmable Amplitude with CCCII current gain on-chip programming. Output (Red) corresponds to CCCII gain=1.0769, blue corresponds to gain=1.1886 and green corresponds to gain=1.2138.

### 3. Field Programmable Oscillator Using CCCII

The high frequency oscillator design using CCCII with minimum passive components design [6] is simulated using BSIM3 level49 MOSFET models in T-Spice 0.35 $\mu m$  CMOS process, as shown in Figure 5. The CCCII in the design is being replaced by our proposed on-chip

programmable CCCII. Simulated results are being demonstrated in Figure 6 and Figure 7.

### 4. Conclusion

The design methodology for proposed programmable CMOS CCCII design is designed which illustrate the on-chip programming steps to generate accurate and optimized programming of CCCII specifications. This on-chip programmable CCCII design is in turn being used to generate programmable oscillations (programmable amplitude) in the high frequency oscillator design [6]. Therefore an analog, field programmable, high frequency oscillator is being proposed which can produce highly precise (13-bit resolution [11]), field programmable oscillations.

### References

- [1] R Chairicharoen, B Chipipop, K Chamnongthai, K Higuchi, B Sirinaovakul, Linearization of CMOS CCCII with optimal design via Geometric Programming, ICROS-SICE International Joint Conference, 2009, 1492-1497
- [2] SAMahmoud, EA Soliman, MOrtmanns, AM Soliman, High Speed Fully Differential Second Generation Current Conveyor, 53rd IEEE International Midwest symposium on Circuit and System, 2010, 953-956.
- [3] HZ Abouda, A Fabre, A New Balanced CMOS Controlled Integrator for Ultra High Frequency Applications, Proceeding of Analog Integrated Circuit and Signal Processing, 47, 2006, 13-22.
- [4] Z Abbas, G Scotti, M Olivieri, Current Controlled Current Conveyor (CCCII) and Application using 65nm CMOS Technology, World Academy of Science, Engineering and Technology, 2011.
- [5] W Petchakit, W. Kiranon, P Wardkien, S Petchakit, A Current-mode CCCII based analog multiplier/divider", proceeding of international conference on Electrical engineering/Electronics Computer Telecommunication and Information Technology (ECTI-CON), 2010, 221-224.
- [6] M. Y. Yasin, B. Gopal, "High Frequency Oscillator Design using a single 45nm CMOS Current controlled current conveyor (CCCII+) with Minimum Passive Components", Scientific Research Circuit and System, 2, 2011, 53-59.
- [7] M Kummgern, S Junnapiya, A sinusoidal oscillator using Translinear Current Conveyor, proceeding of IEEE Asia Pacific conference on circuit and system (APCCAS), 2010, 740- 743.
- [8] P Prommee, M Somdunyakansk, K Angkeous, CCCII based multiphase sinusoidal oscillator employing high pass sections, ECTI-CON 2009, 530-533.
- [9] M Ghosh, S Bhattacharya, A Ranjan, SK Paul, CMOS Sinusoidal oscillator oscillator using Current Conveyor, Proceedings of International Colloquiums on Computer Electronic Electrical Mechanical and Civil. 2011, 142-143.
- [10] DW Graham, E Farquhar, B Degnan, C Gordon, P Hasler, Indirect programming of floating-gate transistors, in Proceedings of the IEEE International Symposium on Circuits and Systems, Kobe, Japan, 2005, 2172 – 2175.
- [11] Y L Wong, MH Cohen, PA. Abshire, A 1.2 GHz adaptive floating gate comparator with 13-bit resolution, published in proceeding of ISCA, IEEE(CAS), 6, 2005, 6146-49.