A Robust and Reconfigurable Multi-Mode Power Gating Architecture

S. Syedhusain, L. Papayee
Department of Computer Science, Mookambigai College of Engineering, Trichy, Tamilnadu, India

Article Info
Article history:
Received 14 February 2015
Received in revised form
20 February 2015
Accepted 28 February 2015
Available online 6 March 2015

Keywords

Abstract
Most obtainable authority gating structures give only single power intense display. Optimally sizing the gating slumber transistor to make available enough recitals is not straightforward since the generally delay uniqueness are stalwartly needy on the liberation patterns of domestic gates. LACG computes the chronometer enabling signals of both FF one cycle further on top of flash, based on the close by revolution statistics of people FFs. It lessen the unbendable timing constraints of AGFF and data-driven by allotting an occupied alarm clock sequence for the totaling of the enabling signals and their superstore. An unyielding by depict sculpts characterizing the ascendancy reduction per FF is easily reached. The suggest implies a pact with camber, separating the FFs lack of restrictions into two districts of constructive and unhelpful gating draw closer reverse on statement. As the greater partition of the FFs go straightforward in the loyal district and thus should be gated, those declining in the pessimistic section ought to not. It has yet a small plus of avoiding the stiff timing constraints of AGFF and data-driven, by allot an occupied grandfather clock sequence for the enabling signals to be computed and broadcast to their gates. Industry-scale figures make obvious 22.6% deteriorating of the observation influence, translated to 12.5% influence diminution of the intact structure.

1. Introduction

Multi-threshold CMOS is a budding know-how that provide high concert and low command function by utilizing both high and low Vt transistors. By low Vt transistors in the indication lane, the provide voltage can be lowered to diminish switching power indulgence. By dipping Vdd, the switching influence can be condensed quadratic ally, but as Vt decreases to continue routine, the sub entrance seepage contemporary will increase exponentially. For ruthless scaling, the better outflow supremacy can really direct the switching power. Recently, several dealer goods in the low command fixed liberty offer power-gating bear in the appearance of "sleep" modes, typically software run. One of numerous supercomputer cores, in such as arrangement, runs at the greatest in use regularity and the other mainframe cores can be power-gated off when the working classification detects a elongated inoperative loop. The destructive power-saving line of attack above, but, has the follow probable harms.The scaling of development technologies to nanometer administration has resulted in a rapid make bigger in seepage power rakishness. Hence, it has befallen enormously significant to extend devise techniques to diminish fixed clout debauchery all through periods of immobility. The power lessening must be achieved devoid of trading-off show which makes it harder to reduce leakage during normal operation. On the other hand, there are several techniques for reducing leakage power in sleep or standby mode. Power gating is one such well known technique where a sleep transistor is added between actual ground rail and circuit ground .This device is turned-off in the sleep mode to cut-off the leakage path. It has been shown that this technique provides a substantial reduction in leakage at a minimal impact on performance.

Corresponding Author,
E-mail address:

2. Multimode Power-Gating Architecture

The offered makeup requires least design endeavor seeing as it is exceedingly undemanding, and among no analog machinery. It is very much slighter than the planning accessible and offers superior control reserves for like awaken period. The projected construction is also added liberal to course variations; thus its action is more conventional. In vacant means four methods are there. In this methods are

- Active Mode
- Snore Mode
- Dream Mode
- Sleep Mode

2.1 Active Mode

- Transistors MP, M0, M1 are on

2.2 Snore Mode



Fig: 1. Snore Mode

- Transistors MP, M0, and M1 are off
- The escape topical of the nucleus I Lcore, is the same to the amassed flight modern elegant throughout transistors M0, M1, MP (I Lcore = I LM0 + I LM1 + I LMP), which is very minute.
- The power plane at V_GND is secure to Vdd and the course consumes a small total of vigor, but the wake-up instance is elevated.

2.3 Dream Mode

- Transistor M0 is on and transistors MP and M1 are off.
- In this holder, the contemporary smooth during transistor M0 (and thus the combined up to date smooth all the way through M0, M1, and MP) increases as M0 is on (IM0 > I LM0).
- The exact value of IM0 depends on the size of transistor M0, and it sets the virtual ground node at a voltage level which is lower than Vdd (i.e., VV_GND < Vdd). Thus the static power consumed by the core is higher compared to the snore mode, but the wake-up time is less.



Fig: 2. Dream Mode

2.4 Sleep Mode



Fig: 3. Sleep Mode

- Transistor M1 is on, and MP, M0 are off
- The transistor M1 has larger aspect ratio than M0 (WM1/LM1 > WM0/LM0), the aggregate current flowing through M0, M1, and MP increases even more when M1 is on (note that IM1 > IM0).
- Consequently, the voltage level at the virtual ground node is further reduced compared to the other modes
- Dream mode and thus the wake-up time decreases at the expense of increased power consumption.

2.5 Modules

Four power-off modes are present. It consists of four footer transistors MP, M0, M1 and M2 that are connected between the core and the ground rail. The main power switch MP is a large high-Vt transistor, and it is implemented using several smaller transistors connected in parallel. Transistors M0, M1 and M2 are very small low-Vt transistors.

3. Related Work

- Snore Mode
- Dream Mode
- Sleep Mode
- Nap Mode

3.1 Snore Mode



Fig: 4. Snore Mode

- The virtual ground rail (V_GND) charges to a voltage level VSnore close to the power-supply.
- The leakage currents of the transistors of the circuit are suppressed. In this mode the leakage current of the core, ILcore, is equal to the aggregate leakage current flowing through transistors M0, M1, M2, MP (ILcore = ILM0 + ILM1 + ILM2 + ILMP), which is very small.
- Thus, the voltage level VSnore at virtual ground rail VV_GND approaches Vdd and the circuit consumes a negligible amount of energy.

In order to restore the voltage of the virtual ground rail to its nominal value when the circuit transitions from the power-off mode to the active mode, the parasitic capacitance at the V_GND node has to be completely discharged through the power switch MP which is turned-on again. However, the aggregate size of the transistors comprising the power switch MP is relatively small compared to the size of the core and thus it cannot quickly discharge the V_GND node. Thus the wake-up time can be long relative to circuit clock period, and MP cannot be turned-off during short periods of inactivity.

3.2 Dream Mode

- The current flowing through transistor M0 increases compared to the snore mode because M0 is on (IM0 > ILM0).

- The exact value of IM0 depends on the size of transistor M0, and it sets the V_GND node at a voltage level VDream which is lower than that of the snore mode (VDream < VSnore).
- Thus the static power consumed by the core increases compared to the snore mode, but the wake-up time drops.



Fig: 5. Dream Mode

3.3 Sleep Mode

- The sleep mode is implemented by decreasing the voltage level at the virtual ground node.
- This is achieved by using transistor M1 which has larger aspect ratio than M0 (WM1/LM1 > WM0/LM0).



Fig: 6. Sleep Mode

- When only M1 is turned-on the aggregate current flowing through M0, M1, and MP increases even more and the voltage level VSleep at the virtual ground node is further reduced compared to the dream mode (VSleep < VDream < VSnore).
- The wakeup time decreases at the expense of increased static power consumption, which however, remains much lower than the static power of the active mode.

3.4 Nap Mode

- The "nap" mode is implemented by further increasing the aspect ratio of the respective power switch (i.e., WM2/LM2 > WM1/LM1 > WM0/LM0).
- In nap mode the voltage level at V_GND node is set at VNap, where VNap < VSleep < VDream < VSnore.
- The static power consumption increases and the wake-up time reduce even more.



Fig: 7. Nap Mode

4. Simulation Result

The system can be implemented using Tanner EDA tool. A 4×4 multiplier circuit can be used as a logic circuit and ground of logic can be connected on the Power switches. Various mode of operation can be simulated and its ground voltage can be calculated.

Tabulation

Mode	Ground voltage (v)	Power (mW)
Snore Mode	1.85	25
Sleep Mode	1.65	33
Nap Mode	0.95	37
Dream Mode	0.45	44



Fig: 8. Simulation Result

5. Conclusion

One of the main lively authority patrons in computing and customer electronics harvest is the system's regulator gesture, classically liable for 30% to 70% of the entirety go-ahead (switching) power using up The embedding of LACG reason in the RTL practical policy is exceptionally definite and easily resulting from the innovative judgment, disjointedly of the ambition claim. This overview is useful as it drastically simplifies the gating accomplishment. Look-ahead regulator gating has been given away to be very positive in falling the clock switching run. To make use of the capability treasury, the FFs must to be grouped such that their toggling is plainly dependable. These require in a line up widespread simulations characterizing the emblematic applications probable by the end-user. The totaling of the clock enabling signals one sequence in advance of instance avoids the stretched timing constraints offered in other

gating methods. A congested form representation characterizing the power economy was accessible and worn in the triumph of the gating logic. The gating judgment can be supplementary optimized by matching objective FFs for dual gating which may considerably lessen the hardware expenditure.

Reference

[1] Semiconductor Industry Association, 2007, http://www.itrs.net/Links/2007ITRS/Home2007.htm

[2] D. Lackey, P. Zuchowski, T. Bednar, D. Stout, S. Gould, J. Cohn, Managing power and performance for system-on-chip designs using voltage islands, IEEE/ACM Int. Conf. Comput. Aided Design, 2002, 195–202

[3] R. Puri, D. Kung, L. Stok, Minimizing power with flexible voltage islands, IEEE Int. Symp. Circuits Syst., 2005, 21–24

[4] R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Shrivastava, S. Kulkarni, Pushing ASIC performance in a power envelope, Design Autom. Conf., 2003, 788–793

[5] K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deepsubmicrometer CMOS circuits, Proc. IEEE, 91(2), 2003, 305–327

[6] S. Idgunji, Case study of a low power MTCMOS based ARM926 SoC: Design, analysis and test challenges, IEEE Int. Test Conf., 2007, 1–10

[7] A. Abdollahi, F. Fallah, M. Pedram, Leakage current reduction in CMOS VLSI circuits by input vector control, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, 12(2), 2004, 140–154

[8] Y. Alkabani, T. Massey, F. Koushanfar, M. Potkonjak, Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability, 45th ACM/IEEE Design Autom. Conf., 2008, 606–609

[9] K. Kim, Y.-B. Kim, M. Choi, N. Park, Leakage minimization technique for nanoscale CMOS VLSI, IEEE Des. Test Comput. 24(4), 2007, 322–330

[10] S. Mukhopadhyay, C. Neau, R. Cakici, A. Agarwal, C. Kim, K. Roy, Gate leakage reduction for scaled devices using transistor stacking, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 11(4), 2003, 716–730